Design and analysis of pipelined ADC using CMOS technology
The project involves the complete design and simulation of pipelined analog to digital convertor in CMOS technology. The design is based on 180nm process technology built using Cadence Virtuoso software. The MATLAB simulation and FPGA implementation were done as a preliminary to the design.
CadenceCMatlabSimulationFPGAVerilogVHDL